Introduction {#Sec1}
============

Power consumption and physical size of integrated circuits (ICs) is an increasing concern in many emerging machine learning (ML) applications, such as, autonomous vehicles, security systems, and Internet of Things (IoT). Existing state-of-the-art architectures for digital classification, are highly accurate and can provide high throughput^[@CR1]^. These classifiers, however, exhibit high power consumption and occupy a relatively large area to accommodate complex ML models. Alternatively, mixed-signal classifiers have been demonstrated to exhibit orders of magnitude reduction in power and area as compared to digital classifiers with prediction accuracy approaching the accuracy of digital classifiers^[@CR2]--[@CR9]^. While significant advances have been made at the ML circuit and architecture levels (*e.g*., in-SRAM processing^[@CR2]^, comparator based computing^[@CR3]^, and switched-capacitor neurons^[@CR4]^), the lack of robust, ML-specific transistors is a primary concern in ML training and inference with all conventional CMOS technologies. To efficiently increase the density and power efficiency of modern ML ICs while enabling complex computing, emerging technologies should be considered.

While the non-volatility of memristors has proven quite attractive for storing the weights required for feature-weight multiplication^[@CR10]--[@CR13]^, field-effect transistors provide several advantages over memristors for ML. First, transistors provide a broader range of linear tuning of resistance, thereby better matching ML models. Second, transistors are not subject to the deleterious aging that deteriorates memristor behavior over time. Finally, the connectivity between feature-weight multiplication layers requires electrical signal gain, which cannot be provided by memristors; transistors can be used for such interlayer connections, thereby enabling a monolithic integrated circuit that can be fabricated efficiently. Of particular interest for on-chip classification are ambipolar devices. Owing to unique electrical characteristics, as described in the next section, ambipolar devices are expected to provide efficient on-chip training and inference solutions and reduce design and routing complexity of ML circuits.

A carbon nanotube (CNT) ambipolar device has been reported as a potential candidate for controllable ambipolar devices because of its satisfying carrier mobility and its symmetric and good subthreshold ambipolar electrical performance^[@CR15]^. Based on the dual-gate CNT device's electrical performance, a library of static ambipolar CNT dual-gate devices based on generalized NOR-NAND-AOI-OAI primitives, which efficiently implements XOR-based functions, has been reported, indicating a performance improvement of ×7, a 57% reduction in power consumption, and a ×20 improvement in energy-delay product over the CMOS library^[@CR16]^.

Existing results exploit the switching characteristics of the AP-CNFETs for enhancing digital circuits^[@CR16],[@CR18]^. In this work, we repurpose the AP-CNFET device for neuromorphic computing. Owing to the dual gate structure, AP-CNFET significantly increases the overall density of analog ML ICs, simplifies routing, and reduces power consumption. To the best of the authors knowledge, the AP-CNFET based ML framework is the first to demonstrate a multiplication-accumulation (MAC) operation with single-device-single-wire configuration. Note that in CMOS classifiers at least two sensing lines are required to separately accumulate results of multiplication with positive and negative weights. Furthermore, additional circuitry is required to process the signals from the individual sensing lines into a final prediction. Alternatively, in memristor based classifiers, a crossbar architecture is typically used with a single sensing line per class. With this configuration, only positive (or negative) feature weights are, however, utilized. Thus, additional non-linear thresholding circuits are required for extracting the final decision.

The rest of the paper is organized as follows. The device background and electrical characteristics of AP-CNFET device are presented. The proposed scheme for utilizing AP-CNFETs for on-chip classification is described. The classifier is evaluated based on classification of commonly used Modified National Institute of Standards and Technology (MNIST) dataset and finally, the paper is concluded.

Background {#Sec2}
==========

AP-CNFET device {#Sec3}
---------------

Depending on the gate voltage, an ambipolar device allows both electrons and holes to flow from source to drain because of its narrow Schottky barrier width, as small as a couple of nanometers, between metal contacts and the channel^[@CR15]^. Figure [1](#Fig1){ref-type="fig"} shows the schematic of a top-bottom dual-gate ambipolar device. In contrast to a normal single-gate-control transistor, the bottom gate plays an important role in determining the type of majority carrier and on current. This dual-gate device's electrical characteristic can be understood by the schematic band diagrams shown in Fig. [2](#Fig2){ref-type="fig"}. For a sufficiently negative (positive) bottom gate voltage, the Schottky barrier is thinned enough to allow for holes (electrons) tunneling from the source contact into the channel to the drain. By tuning the top gate voltage more positive (negative) to alter the barrier height for carrier transport across the channel, the top gate can switch between the ON and OFF operating states.Figure 1Schematic of a top-bottom dual-gate ambipolar device.Figure 2Schematic band diagrams of a dual-gate for bottom gate voltage \<0 and \>0. The solid and dashed lines at the middle region show how the top gate voltage switches the operating state by allowing or stopping the current flow^[@CR15]^.

Besides CNTs, some 2D semiconductors such as *MoS*~2~, *WS*~2~, *WSe*~2~, and black phosphorus (BP) are also reported as ambipolar semiconductors at room temperature. Surface transfer doping and using different source and drain contact metal are reported as two effective ways to modulate its ambipolar characteristics to move the subthreshold curve's symmetric point to *V*~*BG*~ = 0 and reduce the difference between the n-branch and p-branch saturation current. Fig. [3](#Fig3){ref-type="fig"} indicates that undoped multilayer BP FETs' saturation current and mobility in the n-branch are much lower than that of the p-branch. However, *Cs*~2~*CO*~3~ layers deposited over BP serve as an efficient n-type surface dopant to improve the electron transport in the BP devices, thereby inducing either a more balanced ambipolar or even-transport-dominated FET behavior^[@CR14]^. Also, by using Ni as the source metal and Pd as the drain contact, the experimental transfer characteristics curve of a multilayer *WSe*~2~ FET indicates this configuration allows for ambipolar characteristics with both the electron and hole conduction current levels being similar^[@CR17]^.Figure 3Forward-transfer characteristics (bottom gate voltage (*V*~*BG*~) varies from −80 V to 80 V) evolution of a BP FET measured at *V*~*sd*~ = 100 mV in logarithmic scale with increasing *Cs*~2~*CO*~3~ thickness from 0 to 1.5 nm^[@CR14]^.

Electrical characteristics of the AP-CNFET {#Sec4}
------------------------------------------

As compared with a conventional MOSFET, an AP-CNFET exhibits two unique characteristics as explained below.

### Tri-State operation {#Sec5}

Due to ambipolarity of an AP-CNFET, the majority carriers in the device can be either electrons or holes, depending upon the gate biases. The same device can, therefore, operate as n-type (majority carriers are electrons) or p-type (majority carriers are holes) FET. The I-V characteristics (*i.e*., drain current *I*~*D*~ versus top gate voltage *V*~*TG*~ and bottom gate voltage *V*~*BG*~) of a single AP-CNFET are shown in Fig. [4](#Fig4){ref-type="fig"}, exhibiting p-type (red), n-type (blue), and OFF (gray) operational regions. In typical mixed-signal ML classifiers, positive and negative classification decisions are separately accumulated on the individual sensing lines^[@CR2],[@CR5],[@CR6],[@CR19]^. Thus, at least two wires are required for a single MAC operation. Alternatively, with the proposed structure, the unique tri-state operation of AP-CNFETs is leveraged for merging the sensing lines, significantly reducing the routing complexity and area overhead, as described in the next section.Figure 4IV-characteristics of the AP-CNFETs.

### Bi-directionality {#Sec6}

Another unique characteristic, is the bi-directionality of the device^[@CR20],[@CR21]^. The drain and source terminals are determined based on the potential difference across the device. The terminals with higher and lower potentials act as, respectively, the drain and source nodes. Exploiting the bi-directionality of the AP-CNFETs, highly reconfigurable systems can be targeted. One approach is using bi-directionality for on-chip training, where the current direction within the individual AP-CNFETs is adjusted during each training iteration. By interchanging the drain and source terminals, similar current values yet in opposite directions can be generated, giving rise to fundamentally new, efficient, and reconfigurable implementation of ML algorithms.

Leveraging AP-CNFET for machine learning classification {#Sec7}
=======================================================

In this section, AP-CNFET based ML classification is demonstrated. In the following subsections, the ML background is provided and the circuit level operation principles are explained.

ML background {#Sec8}
-------------

Owing to its dual gate structure and electrical properties, AP-CNFET is a natural choice for embedded AI. The superiority of the AP-CNFET based learning over the traditional approaches is demonstrated in this paper based on the linear ML classification problem. Linear predictors are commonly preferred for on-chip classification due to their simplicity, satisfactory performance in categorizing linearly separable data, and low design complexity and hardware costs. Note that the proposed scheme is robust and can be utilized with more complex systems, such as non-linear ML classifiers and deep neural networks. With a multivariate linear classifier, the system response *Z* is an accumulated dot product of *N* input features *x* = (*x*~1~, *x*~2~, . . . , *x*~*N*~) and model weights *w* = (*w*~1~, *w*~2~, . . . , *w*~*N*~),$$\documentclass[12pt]{minimal}
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Logistic regression (LR) algorithm is utilized in this paper to train the classifier based on gradient descent algorithm^[@CR22]^. The model weights, *w*, are determined during supervised training by minimizing the prediction error between the system response, *Z*, and labeled training dataset. In inference, the probability threshold is used for predicting system response to unseen input data, exhibiting a simple on-chip implementation, $$\documentclass[12pt]{minimal}
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The described logistic regressor with the probability threshold of *Z*~*th*~ = 0 is referred to as logistic classifier. The accuracy of the proposed logistic classifier is evaluated as the percentage of all the correct predictions out of the total number of the unseen test data points.

Design of AP-CNFET classifier {#Sec9}
-----------------------------

The overall schematics of the classifier is shown in Fig. [5](#Fig5){ref-type="fig"}. The circuit is designed to perform a *N*-feature binary classification. A single sensing line is used for storing the classification results produced by *N* AP-CNFETs attached to the line. The top and bottom gates of the transistors are connected to, respectively, the corresponding features and feature weights. Consequently the current through each transistor is proportional to the feature-weight product. The tri-state attribute of the AP-CNFETs is exploited to encode the sign of the individual products, facilitating the accumulation of the multiplication results on a single sensing line. To encode the sign, the individual AP-CNFETs are biased as either p-type (for *w*~*i*~ \> 0) or n-type (for *w*~*i*~ \< 0) states. As a result, a certain amount of charge, as determined by the feature-weight product, is injected into (by p-type) or removed from (by n-type) the sensing line. To enable the tri-state operation, each device is connected between the common sensing line and either the *V*~*DD*~ (p-type) or ground (n-type) supply. Note that while biasing individual transistors in two operation regions requires additional wire connections, the advantages of single-line sensing prevail over the additional interconnect cost, as explained below.Figure 5The overall schematics of the proposed *N*-dimensional, binary classifier. The top and bottom gates of the AP-CNFETs are connected to, respectively, the corresponding features, *x*~*i*~, and feature weights, *w*~*i*~. To encode the weight sign, the individual AP-CNFETs are biased as either p-type (*w*~*i*~ \> 0) or n-type (*w*~*i*~ \< 0) states. The circuit operates in two stages: precharge and classification (see the red *V*~*SW*~ waveform). During the precharge state, the sensing line is charged to *V*~*DD*~/2. The classification decision is made during the classification phase based on the line voltage level as compared to *V*~*DD*~/2 (see the blue *V*~*sen*~ waveform). The final decision between two classes is made based on the output of the buffers chain (see the black *V*~*vote*~ waveform).

The circuit operates in two stages: precharge and classification. During the precharge state, the sensing line is charged to *V*~*DD*~/2 and transistors are gated with appropriate top gate biases (*i.e*., *V*~*DD*~ for p-type and ground for n-type). During classification, the transistors are biased with their corresponding feature and feature weight values. As a result, the line is further charged (with p-type FETs) or discharged (with n-type FETs). Depending on the signs of the individual feature-weight products, the sensing line accumulates or dissipates a certain amount of charge, saturating at, respectively, higher (\>*V*~*DD*~/2) or lower (\<*V*~*DD*~/2) voltage *V*~*sen*~. Consequently, the classification decision is determined as, $$\documentclass[12pt]{minimal}
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To extract the final decision, a non-inverting buffer is connected to the sensing line, as shown in Fig. [5](#Fig5){ref-type="fig"}. For *V*~*sen*~ \> *V*~*DD*~/2, the output of the sensing line is forced to *V*~*vote*~ = *V*~*DD*~. The line is forced to *V*~*vote*~ = 0 for *V*~*sen*~ \< *V*~*DD*~/2. Note that using a single sensing line eliminates the critical conventional classification stage where the voltage levels at the positive and negative sensing lines are compared for determining the final binary classification result. The proposed circuit is also more resilient to process, voltage, and temperature (PVT) variations as compared with state-of-the-art mixed-signal classifiers, since it only uses inverters for extracting the final decision. Alternatively, in state-of-the-art classifiers^[@CR2],[@CR3]^, comparators, are utilized to extract the final decision. The correct operation of such comparators highly relies on symmetry of the circuit, exhibiting significant offset under PVT variations. To mitigate the sensitivity to PVT variations, additional complex circuitry is utilized in the existing ML classifiers (*e.g*., compensating rows are used for this purpose^[@CR2]^), increasing the overall power consumption, area, and routing complexity of these systems.

Linearity of the individual AP-CNFETs is critical for correct classification of the input features. Albeit the semi-linear dependence of output current on the gate biases across the full voltage range of operation (see Fig. [4](#Fig4){ref-type="fig"}), AP-CNFET exhibits no degradation in classification accuracy as compared to classification accuracy in Python, as presented in the next section. Alternatively, utilization of the wide bias region allows for quantization of features and feature weights with larger quantization step, increasing the resilience of the circuit to PVT variations. In this paper, five-bit resolution is considered for quantizing features and feature weights with a 40 mV step size. To quantize the features and feature weights, resistive voltage dividers are used. While feature weight connections are set to fixed values, multiplexer (MUX) units are used to update the features within each classification period. Note that to support reconfigurable feature weights, memory units (for storing the weights) along with multiplexer units (for selecting the desired weights) can be utilized. While power overhead is negligible with this approach, the overall area is expected to be increased by a factor of four.

System demonstration and results {#Sec10}
================================

The classifier is designed in SPICE and evaluated based on a commonly used MNIST dataset. Details of the simulation environment are presented in the Supplementary Information. In the following subsections, the dataset and preprocessing steps are described and the overall system and SPICE simulation results are presented.

Dataset and preprocessing steps {#Sec11}
-------------------------------

MNIST is a 70,000-image dataset of handwritten decimal digits. Each digit image is represented at 28 × 28 resolution, yielding a total of 784 pixels. Out of the 70,000 digits, 60,000 images are utilized for training the proposed ML circuits. The trained system is evaluated based on the remaining, unseen 10,000 images.

One versus one classification scheme^[@CR23]^, is used to discriminate the 10-class MNIST dataset. A *K*-class, one versus one classifier is designed with *K*(*K* − 1)/2 binary classifiers for pairwise discrimination of the digits. Each binary classifier votes for a single class and the class with highest number of votes is selected as the final classification decision. Utilizing the full set of features (*i.e*., 784 features), accuracy of 94% can be achieved on MNIST test set with 10(10 − 1)/2 = 45 binary logistic classifiers. Alternatively, a subset of the 784 features (*i.e*., 23 features on average) is used in this paper, trading off the performance (less than 4.6% accuracy degradation) for power and area efficiency (×(784/23) = ×34 less transistors).

The subset of features is selected in a two-step approach: downsampling and feature selection. First, the features are uniformly downsampled from 28 × 28 pixels to 8 × 8 pixels, as shown in Fig. [6](#Fig6){ref-type="fig"}. The downsampling of features significantly reduces the required hardware resources (*e.g*., 12 times less transistors is required) in exchange for 2.8% accuracy degradation. A greedy feature selection algorithm, sequential backward selection (SBS)^[@CR24]^, is used to select those most informative features (out of the remaining 64 features) for each binary classifier. As a result, the 8 × 8 features are reduced on average to 23 features per digit. Note that the number of selected features varies among the MNIST digits. For example, the digits 3 and 4 tend to look much more alike than the digits 0 and 1. Thus, significantly more features is selected for the 3-vs-4 binary classifier (44 features) than for the 0-vs-1 binary classifier (6 features). Comparing with other well-known feature selection algorithms (*e.g*., Fisher information^[@CR25]^), SBS is determined to select the most informative features. Alternatively, SBS is an iterative greedy algorithm and is computationally expensive. For example, completing SBS on the original feature set of 28 × 28 pixels requires 306,936 training iterations and 72 days (as extrapolated on shorter runs) on Intel Core i7-7700 CPU. Alternatively, with downsampled feature space only 2,016 training iterations which are completed within three hours on Intel Core i7-7700 CPU. The preferred set of features for each binary classifier is shown in Fig. [7](#Fig7){ref-type="fig"}, exhibiting an average of 23 features per classifier.Figure 6An example of MNIST digit image. Out of the total 784 features, 720 features are dumped during the downsampling stage. The selected 64 (8 × 8) features are shown by red squares.Figure 7The selected number of features for each binary classifier (*i.e*., i-j classifier).

System demonstration and simulation results {#Sec12}
-------------------------------------------

The schematic representation of the overall system is shown in Fig. [8](#Fig8){ref-type="fig"}, comprising of AP-CNFET array to perform feature-weight products, voltage dividers to provide quantized features and feature weights, and buffers to extract the individual votes of each binary classifier. The proposed system comprises 45 binary classifiers with a total of 1,021 AP-CNFETs utilized for the feature-weight products (shown by red and blue circles in Fig. [8](#Fig8){ref-type="fig"}). The product results are accumulated within the 45 sensing lines (one for each binary classifier). The system occupies 3.8 μm^2^ as estimated based on transistor count and consumes 295 pJ energy per digit classification. Accuracy of 90% is observed in SPICE on test set of 10,000 unseen digits, as compared with the theoretical classification accuracy of 90% obtained on the low resolution data set in Python. The confusion matrices obtained with Python and SPICE for the 10,000-digit test set are shown in Fig. [9](#Fig9){ref-type="fig"}. Note the similarities of the decisions extracted by SPICE and Python. The classifier is designed to operate at 250 MHz, producing a single digit classification per cycle. The extracted votes and resultant decisions are shown in Fig. [10](#Fig10){ref-type="fig"} for ten consecutive classifications, as extracted from SPICE. Each binary classifier votes for a single class. Thus, the total number of votes equals to the number of binary classifiers. Final decision is made based on the class with highest number of votes within each classification period, as shown in the Fig. [10](#Fig10){ref-type="fig"}. Note the similarity of the incorrectly classified images ('4' and '2') to the predicted labels ('6'and '8', respectively).Figure 8A schematic diagram of the proposed AP-CNFET based 10-class classifier. An array of 64 × 45 AP-CNFETs is used to perform the feature-weight products. The transistors biased in n-type and p-type regions are shown by, respectively, the blue and red circles. The transistors that have been removed as a result of SBS feature reduction are shown by white circles.Figure 9Confusion matrices obtained by classifying MNIST in, (**a**) Python, and (**b**) SPICE.Figure 10Ten consecutive classifications of digits in MNIST dataset, as extracted based on SPICE simulations. For each classification, the height of the bars corresponds to the number of votes collected to each class. Note that total number of votes is 45 and equals to the total number of binary classifiers. Within a single classification period, the *i*^th^ class, can get up to nine votes.

Performance characteristics are listed in Table [1](#Tab1){ref-type="table"} for the proposed system along with the existing state-of-the-art conventional CMOS and emerging device memristor based classifiers^[@CR3],[@CR13]^. Note that while the proposed ML classifier, CMOS based classifier^[@CR3]^ and memristive classifier^[@CR13]^ are all demonstrated on the MNIST dataset, the memristive system^[@CR13]^ implements an artificial neural network (ANN) as compared with the linear model implemented in the proposed and CMOS based^[@CR3]^ systems. For better performance comparison among the systems in Table [1](#Tab1){ref-type="table"}, the energy and area per MAC are also included in the table. For example, to determine the ANN area per MAC, the overall area of the system is divided by the total number of MAC operations, yielding 1,133/(784 × 42 + 42 × 10) = 0.034 μm^2^/MAC. To determine the ANN energy per MAC, the overall energy consumption of the system is divided by the total number of MAC operations. Based on these results, AP-CNFET classifier exhibits orders of magnitude improvement with respect to the combined Energy-Area per MAC figure of merit as compared with both state-of-the-art classifiers.Table 1System characteristics of the proposed and a state-of-the-art CMOS and memristor based ML classifier.Krestinskaya *et al*.^[@CR13]^Wang *et al*.^[@CR3]^Current workDeviceMemristorMOSFETAP-CNFETTechnology180 nm130 nm15 nmDatasetMNISTMNISTMNISTAlgorithmANNAda-boostLRAccuracy92%90%90%Offset from the ideal accuracy −1%0%0%Number of features7844864Supply voltage1 V1.2 V3 VSpeed3.33 KHz1.3 MHz250 MHzCostsEnergy^\*\*^1.25 μJ^\*^481 pJ295 pJEnergy per MAC37.5 pJ0.05 pJ0.29 pJArea^\*\*^1,133 μm^2\*^246,792μm^2^3.8 μm^2^Area per MAC0.034 μm^2^26 μm^2^0.004 μm^2^Energy × Area per MAC1.27 pJμm^2^1.31 pJμm^2\*^0.001 pJμm^2\*^Extrapolated based on the numbers reported for the memristive classifier^[@CR13]^ for a network with four input neurons and ten output neurons.^\*\*^Overhead reported for MAC array.

Conclusions {#Sec13}
===========

Increasing the device density and power efficiency has become challenging as the conventional CMOS scaling approaches its physical limits. Alternatively, emerging devices, such as AP-CNFETs are inherently intelligent. The seamless mapping of the AI logic primitives onto AP-CNFET increases by orders of magnitude the embedded AI per transistor.

To the best of the authors knowledge, the proposed system is the first to demonstrate ML classification with a single sensing line. To evaluate the system, a multi-class logistic classifier is designed in SPICE and demonstrated on MNIST dataset. The classifier uses 1,021 AP-CNFETs (×17 reduction in the transistor count as compared with state-of-the-art CMOS based classifiers^[@CR2],[@CR3]^) and generates predictions at 250 MHz. The system exhibits 295 pJ energy consumption and occupies 3.8 μm^2^ as estimated based on the transistor count in SPICE. With the proposed configuration, the reduced MNIST dataset is classified with no reduction in the overall prediction accuracy as compared with the theoretical Python results.

Theoretical bounds on classification accuracy are a strong function of the classification algorithm. In this paper, linear classification is demonstrated as a proof of concept of AP-CNFET based AI. The theoretical accuracy with linear classifiers is however limited to 94% using the default dataset of all the 784 MNIST features^[@CR26]^. Higher accuracy (\>98%) can be achieved with more complex algorithms, such as non-linear support vector machines (SVM) and deep neural networks (DNNs). Similar to linear classifiers, the operation of these complex network is dominated by feature-weight multiplication and product accumulation. The proposed framework is expected to significantly increase the AI density, while reducing the power and area overheads in complex ML networks.
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